



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

BEST AVAILABLE COPY

(19)

(11) Publication number:

0 183 232

A2

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 85115003.7

(51) Int. Cl. 4: G 11 C 17/00

(22) Date of filing: 26.11.85

(30) Priority: 26.11.84 JP 248106/84  
26.11.84 JP 248108/84

(71) Applicant: HITACHI, LTD.  
6, Kanda Surugadai 4-chome Chiyoda-ku  
Tokyo 100(JP)

(43) Date of publication of application:  
04.06.86 Bulletin 86/23

(72) Inventor: Tuchiya, Fumio  
Hitachi Wakyo dormitory 459-2 Naka-machi  
Kodaira-shi Tokyo(JP)


(64) Designated Contracting States:  
DE FR GB IT

(72) Inventor: Matsubara, Kiyoshi  
Hitachi Dai 3 Nakamachi-sou 101 489-1  
Naka-machi Kodaira-shi Tokyo(JP)

(74) Representative: Strehl, Schübel-Hopf, Schulz  
Widenmayerstrasse 17 Postfach 22 03 45  
D-8000 München 22(DE)

(54) Semiconductor integrated circuit device with built-in memories.

(57) A data processing LSI constructing a microcomputer has an EPROM (2) for changing a program. The EPROM can be accessed directly through the external terminals of the data processing LSI. The EPROM is statically operated when it is written with data by direct access. However, the statically operated EPROM consumes relatively high power. This power consumption by the EPROM is reduced by dynamically operating its read circuit (25), address decoder (22) and so on. For example, the read circuit is constructed of a sense amplifier (SA) and a latch circuit (34), and the sense amplifier (SA) has its operation interrupted after the latch circuit (34) has latched the read data. The address decoder (22) is composed of a load MOSFET ( $Q_1$ ) and address MOSFETs ( $Q_a$ ). The load MOSFET is caused to act as a precharge element in the dynamic operation and as an operation current feeding element in the static operation.



EP 0 183 232 A2

November 26, 1985

0183232

SPECIFICATION

TITLE OF THE INVENTION

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH  
5 BUILT-IN MEMORIES

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor integrated circuit technique and, more particularly, to a technique which is effective when applied to a semiconductor integrated circuit device having a rewritable read only semiconductor memory, e.g., to a single chip micro computer having a built-in EPROM (i.e., Electrically Programmable Read Only Memory).

15 A data processing LSI (i.e., Large Scale Integrated circuit) such as a single chip microcomputer (hereafter referred to as a "single-chip micon") is equipped integrally with a ROM (i.e., Read Only Memory) for storing the operation programs or the like of a system. The built-in ROM 20 of the single-chip micon is generally constructed of a mask ROM which cannot be rewrite.

A rewritable memory called an "EPROM" is mounted on the LSI package.

25 Here, a single-chip micon having a mask ROM

on the chip is disclosed relatively in detail on pp. 45 to 82, Semiconductor Data Book entitled "8/16 Bit Micro Computer" issued by Hitachi, Ltd., in September, 1982, and the single-chip micon having 5 the EPROM on the package is also disclosed on pp. 350 to 389 of the same Data Book.

The aforementioned ROM-mounted, including that of the on-chip type, single-chip micon is constructed such that a sense amplifier or a read 10 circuit is operating continuously during the reading cycle of the ROM. However, the sense amplifier of the ROM mounted on the single-chip micon need not operate continuously during the reading cycle. The sense amplifier need not operate if 15 its output is latched after the output of the read data has been established. Therefore, it has been clarified by us that the single-chip micon of the prior art wastes power in the sense amplifier.

20 In a semiconductor memory such as a static RAM proposed in the prior art, on the other hand, the operation of the sense amplifier is interrupted so as to reduce power consumption after the output of the read data has been established. 25 Despite this fact, however, a single device

memory such as a static RAM rather than an on-chip type is operated by a control signal such as a chip enable signal fed from the micon but does not receive an external timing pulse (a clock pulse). Here, in order to reduce power consumption, it is advisable to operate the sense amplifier dynamically. In order that the sense amplifier may operate dynamically without any external feed of a special timing pulse, however, it is necessary to provide a built-in timing generation circuit such as an address change detection circuit for generating a timing signal by detecting the changes in an address signal fed from the outside. When this is done, however, the timing generation circuit must be large and complex to handle the large number of address bits.

Next, in the single-chip micon of the aforementioned EPROM mounted type (including the on-chip type), generally speaking the number of circuit elements composing a decoder for the EPROM is larger than that of the dynamic type, if the decoder to be constructed is of the static type as in the prior art. This raises another disadvantage, in that the decoder occupies a larger area and wastes power.

Here, the single-chip micon of the EPROM mounted type has therein clocks indicating the timing in the mode (hereafter referred to as a "micon mode") where it operates an ordinary micro-computer. This makes it easy to operate the EPROM decoder dynamically. Since, however, there is no suitable timing signal in the operation mode (hereafter referred to as an "EPROM mode") for writing the EPROM, still another disadvantage arises in that it is necessary, for example, either to provide such a circuit inside the chip as will generate a timing signal for operating the decoder dynamically by detecting the changes in the address signal or to generate and feed such a signal in an external EPROM writer.

#### SUMMARY OF THE INVENTION

An object of the present invention is to reduce the power consumption of a ROM-mounted LSI without providing a complicated circuit such as an address change detection circuit.

Another object of the present invention is to provide a technique for a ROM-mounted LSI to accurately detect the timing of interrupting a sense amplifier.

Still another object of the present invention

is to reduce the power consumption of an LSI having an erasable programmable ROM mounted thereon and to improve the operating speed of a ROM.

A further object of the present invention is to reduce both the area occupied by a decoder for the ROM mounted on a chip and the chip size of the whole LSI.

The aforementioned and other objects and novel features of the present invention will become apparent from the following description made with reference to the accompanying drawings.

Representatives of the invention to be disclosed herein will be summarized in the following.

According to one representative, more specifically, it is noted that a data processing LSI such as a single-chip micon having a ROM mounted thereon has therein a clock indicating timing. By making use of this clock, a sense amplifier is not started, when the ROM is to be read, immediately after the reading cycle has been entered, but is started at the timing when a word line in the ROM is selected and the level of a data line is determined. After the data has been read out, moreover, the sense amplifier has its operation interrupted when the output of the sense amplifier

is latched. Thus, the sense amplifier can have its operating period shortened and its power consumption reduced without requiring a complicated timing generation circuit such as an address  
5 change detection circuit.

Beside, the aforementioned object of making it possible to accurately detect the timing of interrupting a sense amplifier to minimize the operation period of the sense amplifier, as required,  
10 by providing a dummy memory array in addition to the memory array of a built-in ROM and a sense amplifier, by setting such data in advance in a dummy memory array which will never fail to have its data line level changed when data is read out,  
15 and by reading out and detecting the data of that dummy memory array.

Noting that a data processing LSI such as a single-chip micon having an EPROM mounted thereon always has therein a clock indicating timing,  
20 according to another representative: the decoder for the EPROM is constructed into the dynamic type so as to occupyless area; the power consumption is reduced by dynamically operating the decoder in the micon mode with the internal clock  
25 while making faster operation possible; and the

5 EPROM can be written to without feeding a suitable external timing signal and without providing an internal circuit such as an address change detection circuit, i.e., without enlarging the chip size, and without changing the EPROM writer, by statically operating the decoder in the EPROM mode.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10 Fig. 1 is a circuit diagram showing one embodiment of a read circuit to be used in an LSI with a built-in EPROM according to the present invention;

15 Fig. 2 is a circuit diagram showing another read circuit;

Fig. 3 is a block diagram showing a single-chip micon with a built-in EPROM according to one embodiment of the present invention;

20 Fig. 4 is a circuit diagram showing one embodiment of an on-chip EPROM circuit;

Fig. 5 is a timing chart showing the operation of that EPROM circuit;

25 Fig. 6 is a graph showing a characteristic curve indicating the dependency of the output of the sense amplifier of the aforementioned embodiment upon a supply voltage;

Fig. 7 is a graph showing a characteristic curve indicating one example of the characteristics of a control voltage  $V_{CO}$  to be applied to the gate of MOSFET for correcting the output level of the sense amplifier if the supply voltage  $V_{CC}$  fluctuates;

Fig. 8 is a circuit diagram showing an X-decoder;

Fig. 9 is a circuit diagram showing an on-chip EPROM according to another embodiment; and Figs. 10 and 11 are timing charts of the EPROM of Fig. 9.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

##### [Embodiment 1]

Fig. 3 shows one example of the structure of a single-chip micon to which the present invention is applied, and the individual circuit portions as shown are formed on one semiconductor substrate made of silicon or the like.

The single-chip micon of the present embodiment is constructed, although not especially limited to this configuration, of: a microprocessor (hereafter referred to as a "CPU") 1 for controlling internal execution units in accordance with a program; a program ROM 2 with an operation

program stored therein for that CPU 1; a RAM (i.e., Random Access Memory) 3 mainly for providing the operation region of the CPU 1; a serial communication interface circuit 4; a timer circuit 5; and four input/output ports 6a to 6d. The circuits cited above are mutually connected through an internal address bus 7a and an internal data bus 7b.

The CPU 1 is not shown in detail because its specific construction has no direct relation to the present invention. The CPU 1 is constructed of: a control unit composed of a program counter for latching an instruction or data address to be read out at a subsequent step, an instruction register in which instructions making up the program are sequentially fetched, and a micro ROM or a random logic circuit with a micro program stored therein, said control unit being made operative to generate a control signal according to the instruction fetched in the instruction register; and an execution unit composed of a variety of registers such as an accumulator and an ALU (i.e., Arithmetic Logic Unit).

The CPU 1 is equipped therein, although this is not shown, with a clock pulse generator which is made operative to divide the frequency of an

original oscillatory signal of 4 MHz fed from the outside to generate both internal clock signals  $\phi_1$  and  $\phi_2$ , as shown at B and C in Fig. 5, which are out of phase by one half period so that the periods of low level may not overlap, and an external synchronism signal E (as shown at A in Fig. 5) which has a frequency one half as high as that of those internal clock signals  $\phi_1$  and  $\phi_2$  and which is substantially in phase with the clock  $\phi_1$ . Those internal clock signals  $\phi_1$  and  $\phi_2$  are fed to control the individual circuit blocks in the chip such as a control circuit (which will be described hereinafter) in the program ROM 2 in synchronism with the CPU 1.

The external synchronism signal E is outputted to an outside of the single-chip micon and is fed as a system clock pulse to the peripheral devices.

Of the input/output ports 6a to 6d, the port 6d is connected to the address bus 7a and the data bus 7b, and the port 6c can be connected through a multiplexer to the address bus 7a and the data bus 7b. There is further provided a mode exchange circuit 9 for determining the operation mode after the micon has been reset

when a suitable external terminal 11 is set at  
a predetermined state. The input/output port 6d  
has its operation controlled by that mode exchange  
circuit 9 so as to have a data input and output  
function or an address output function, and the  
port 6c likewise has its operation controlled  
so as to serve as a data input and output function  
or as a function to multiplex the data bus and  
the address bus.

As a result, the single-chip micon of the  
present embodiment has its address space made  
expandable.

In this embodiment, moreover, the  
program ROM 2 is constructed, although not espe-  
cially limited to this configuration, of a pro-  
grammable EPROM which has a storage capacity such  
as 4 k x 8 bits.

The single-chip micon is also equipped  
therein with an address decoder 10 for  
selectively operating the program ROM 2. When  
the address data output from the CPU 1 onto the  
address bus 7a falls within the address range  
given to the program ROM (EPROM) 2, it is decoded  
by the address decoder 10 so that an enable sig-  
nal  $\phi_E$  is output from the address decoder 10.

The program ROM 2 is brought into its operative state by that enable signal  $\phi_E$ .

The mode exchange circuit 9 discriminates whether the input state or level of the mode setting external terminal 11 especially provided indicates the mode (hereafter referred to as the "micon mode"), in which it operates as an ordinary microcomputer, or the mode (hereafter referred to as the "EPROM mode") in which the data is written in the program ROM 2, and determines the internal operation mode of the micon in accordance with the discrimination. The mode exchange circuit 9 determines the operation states of the input/output ports 6a to 6d inside of the micon in dependence upon control signals fed to external terminals  $T_9$  to  $T_{11}$ , if the signal level of the external terminal 11 indicates the micon mode.

If the external terminal 11 is set at a signal level indicating the EPROM mode so that the internal state is set to the EPROM mode by the mode exchange circuit 9, the circuit components (e.g., the CPU 1 or the RAM 3) other than program ROM 2 and the input/output ports necessary for the data input are disconnected from the internal address bus 7a and the data bus 7b. As a result, only the EPROM is

visible from the outside of the chip. In this EPROM mode, the internal clock signals  $\phi_1$  and  $\phi_2$  are not generated. Therefore, since neither of the clock signals  $\phi_1$  and  $\phi_2$  is fed, the erasable programmable ROM 2 (EPROM) is statically operated.

5

In the EPROM mode, the individual terminals of the single-chip micon are used in the following manner, for example.

10

15

20

25

More specifically: the input/output port 6c has its external terminals  $T_{14}$  to  $T_{21}$  used as data input and output terminals for the EPROM 2; the input/output port 6a has its external terminals  $T_1$  to  $T_8$  used as address terminals to which X-address signals  $A_0$  to  $A_7$  of the EPROM 2 are to be applied; and the input/output port 6d has its external terminals  $T_{24}$  to  $T_{27}$  used as address terminals, to which Y-address signals  $A_8$  to  $A_{11}$  are to be applied, and its external terminals  $T_{28}$  and  $T_{29}$  used as address input terminals to which address signals for indicating the EPROM 2 are to be applied. The input/output port 6d has its external terminal  $T_{30}$  used as an output enable terminal to which an output enable signal  $\overline{OE}$  for the EPROM 2 is to be applied. The CPU 1 has its resetting external terminal  $\overline{RES}$  used as a write voltage terminal to

which a writing high voltage Vpp for the EPROM 2 is to be applied.

The data is written in the EPROM 2 in the following manner, for example.

5        Specifically, the X- and Y-address signals for the EPROM 2 are applied to the external terminals T<sub>1</sub> to T<sub>8</sub> and T<sub>24</sub> to T<sub>27</sub>, and the address signals for selectively operating the EPROM 2 are applied to the external terminals T<sub>28</sub> and T<sub>29</sub>. The data  
10      signal for the EPROM 2 is applied to the external terminals T<sub>14</sub> to T<sub>21</sub>, and the writing high voltage Vpp is applied to the external terminal  $\overline{RES}$ . If, in this state, the external terminal 11 of the mode exchange circuit 9 in Fig. 3 is set at the level  
15      indicating the EPROM mode, a control signal EPM is accordingly output from the mode exchange circuit 9. In response to the output of the control signal EPM, the address signals of the external terminals T<sub>1</sub> to T<sub>8</sub>, T<sub>24</sub> to T<sub>27</sub>, T<sub>28</sub> and T<sub>29</sub> are  
20      applied to the EPROM 2 and the address decoder 10, and the data signals of the external terminals T<sub>14</sub> to T<sub>21</sub> are applied to the EPROM 2. By the output of the control signal EPM while the writing voltage  
25      Vpp is being applied, a write circuit in the EPROM 2, which will be described later, is brought into its

operative state so that the data is written in the EPROM 2.

A verifying operation after the end of the writing operation is enabled by the output enable signal  $\overline{OE}$  which is applied to the external terminal T<sub>30</sub>, for example, although the invention is not especially limited to this configuration. In order to make the verifying operation possible, for example, the mode exchange circuit 9 is constructed to refer to the level of the external terminal T<sub>30</sub> when the external terminal 11 is set at the direct access level of the EPROM 2. If the external terminal T<sub>30</sub> is set at an output enable level such as a low level, the external terminals T<sub>14</sub> to T<sub>21</sub> of the input/output ports 6c are caused to act as output terminals by the control of the input/output port 6c by the mode exchange circuit 9 at that time. Then, read circuit of the EPROM 2 (not-shown) is brought into its operative state so that the write data of the EPROM 2 is fed through the data bus line 7b and the input/output port 6c to the external terminals T<sub>14</sub> to T<sub>21</sub>.

Fig. 4 shows one embodiment of the program ROM 2 constructed of the EPROM, and Fig. 5 shows the timing chart of the same.

The program ROM in Fig. 4 is constructed of:  
an X-decoder 22 and a Y-decoder 23 having their  
input terminals coupled to the address bus line  
7a; memory blocks 20a to 20h; variable impedance  
circuits 30a to 30h and column switch circuits 24a  
to 24h respectively corresponding to the respective  
memory blocks; read circuits 25a to 25h having  
their output terminals coupled to the data bus line  
7b; write circuits 28a to 28h having their input  
10 terminals coupled to the data bus line 7b; a dummy  
memory array 21; a read circuit 26 corresponding  
to the dummy memory array 21; and a control circuit  
27.

This control circuit 27 responds to the control  
15 signal  $\phi_E$  output from the address decoder 10 in  
Fig. 3, the output enable signal  $\overline{OE}$  fed in the  
EPROM mode through the external terminal  $T_{30}$  and  
the address bus 7a in Fig. 3, a control signal  $EMP$   
fed from the mode exchange circuit 9, and the clock  
20 signals  $\phi_1$  and  $E$  to generate control signals  $\phi_x$ ,  
 $\phi_p$ ,  $\overline{WE}$ ,  $\overline{SAC}$ , LTC and so on for controlling the  
operations of the X-decoder 22, the variable impedance  
circuits 30a to 30h, the read circuits 25a to  
25h, the write circuits 28a to 28h and so on.

25 The control signal  $\phi_E$  output from the address

decoder 10 in Fig. 3 can be deemed as a kind of chip enable signal for the EPROM 2.

If the control signal EMP output from the mode exchange circuit 9 in Fig. 3 indicates the micon mode level and if the enable signal  $\phi_E$  indicates the EPROM 2, the control signals  $\phi_p$  and  $\phi_x$  are changed accordingly so as to dynamically operate the X-decoder 22. In synchronism with the clock signal  $\phi_1$ , more specifically, the control signal  $\phi_p$  is so changed as to bring the X-decoder 22 into its precharged state, and the control signal  $\phi_x$  is so changed as to determine the output level of the X-decoder 22 after the control signal  $\phi_p$ .

If the control signal EMP indicates the direct EPROM accessing mode level, the control signals  $\phi_p$  and  $\phi_x$  are accordingly set at such levels as to bring the X-decoder 22 into the static operating condition.

If the control signal EPM indicates the micon mode, the control signal  $\overline{we}$  is accordingly held at such a high level as to bring the variable impedance circuits 30a to 30h into their low impedance states and the write circuits 28a to 28h into their inoperative states. If the control signal EPM indicates the EPROM mode, the control signal  $\overline{we}$  is set at the

low level in response to the output enable signal  $\overline{OE}$ .

If the control signal EPM indicates the micon mode and if the control signal  $\phi_E$  indicates the selection of the EPROM 2, the control signal  $\overline{SAC}$  is set at such a level as to bring the sense amplifiers of the read circuits 25a to 25h into their operative states at a predetermined timing.

The control signal LTC is so changed after the control signal  $\overline{SAC}$  as to operate the latch circuits of the read circuits 25a to 25h.

The program ROM 2 of the present embodiment has the memory array which is divided into the eight memory blocks 20a to 20h, although the invention is not especially limited to this configuration. Each of the memory blocks is constructed of a nonvolatile memory cell MC which is composed of 256 x 16 pieces of FAMOS (i.e., Floating gate Avalanche injection MOS transistor) arranged in the form of a matrix.

To the memory blocks 20a to 20h, moreover, there are provided the dummy memory array 21 which is composed of one data line and 256 dummy memory cells each connected to the same.

Word lines  $W_1$  to  $W_{256}$  in the memory blocks

20a to 20h and the dummy memory array 21 are formed respectively continuously, and one of them is set at the selected level by the X-decoder 22 for receiving and decoding the address signals  $A_0$  to  $A_7$  appearing on the address bus 7a. The FAMOS constructing each memory cell MC has its threshold voltage set at a level slightly higher than the selection level (about 5 V) of the word lines  $W_1$  to  $W_{256}$  if it is written in advance, namely, if changes are injected in advance into the floating gate electrode thereof. On the other hand, the threshold voltage of the FAMOS in the so-called "erased state", in which no writing operation is conducted, is set at a level lower than the selected level of the word lines.

As a result, the FAMOS (i.e. the memory cell MC) on each row, which has its control gate electrode connected with the word line set at the selected level by the X-decoder 22, is rendered non-conductive or conductive in accordance with its preset write or erased state.

The X-decoder 22 has its operation controlled by the control signals  $\phi_x$  and  $\phi_p$  fed from the control circuit 27. If the external terminal 11 of the mode exchange circuit 9 in Fig. 3 is set at the

level indicating the direct EPROM access mode, the control signals  $\phi_x$  and  $\phi_p$  are caused to take the level for statically operating the X-decoder 22. In this case, therefore, the X-decoder 22 sets such one of the word lines  $W_1$  to  $W_{256}$  at the selection level as corresponds to the address signals  $A_0$  to  $A_7$ . If the control signal  $\overline{WE}$  is set at the low level on the basis of the control signal EPM and  $\overline{OE}$ , the selected word line is caused to take a level substantially equal to the write voltage  $V_{pp}$ .

If the external terminal 11 of Fig. 3 is set at the level for indicating the micon mode, the control signals  $\phi_x$  and  $\phi_p$  are changed in synchronism with the clock signal  $\phi_1$ , as has been described hereinbefore, when the enable signal  $\phi_E$  is output.

In the memory block 20a, sixteen data lines  $DL_1$  to  $DL_{16}$ , with which are connected the drain terminals of FAMOSes forming each column, are in turn connected with a common data line  $CDL_1$  through column switches  $Qc_1$  to  $Qc_{16}$ , each of which is made of a MOSFET (i.e., Insulated Gate type Field Effect transistor) and is adapted to be turned on by the X-decoder 23. The data lines in the remaining memory blocks 20b to 20h are also connected with common data lines  $CDL_2$  to  $CDL_8$  through the column switch circuits 24b to 24h.

The Y-decoder 23 introduces and decodes the address signals  $A_8$  to  $A_{11}$  from the address bus 7a thereby to generate the data line selection signals. One of the column switches  $Qc_1$  to  $Qc_{16}$  is turned on when their gate electrodes receive the data line selection signals.

The common data lines  $CDL_1$  to  $CDL_8$  provided for the respective memory blocks 20a to 20h are connected with the read circuits 25a to 25h, respectively, through control transistors  $Qw_1$  to  $Qw_8$  which are made of depletion type MOSFETs.

According to the present embodiment, a dummy memory array 21 is provided, although the invention is not especially limited to that configuration.

The dummy memory array 21 has its dummy data line DLD connected with the dummy read circuit 26 through a dummy column switch  $Qcd$  and a dummy controlling MOSFET  $Qwd$  which are normally conductive. When in the data reading operation, the read controlling MOSFETs  $Qw_1$  to  $Qw_8$  connected with the common data lines  $CDL_1$  to  $CDL_8$  are rendered conductive by the write control signal  $\overline{WE}$  generated on the basis the mode designation signal EPM output from the mode exchange circuit 9 and the control signal  $\overline{OE}$  input from the outside. The levels of the data lines are

respectively amplified by the read circuits 25a to 25h provided to correspond to the common data lines CDL<sub>1</sub> to CDL<sub>8</sub>, respectively, so that read signals D<sub>0</sub> to D<sub>7</sub> are output onto the data bus 7b.

5. At this time, as will be described in more detail hereinafter, the read end timing or the read enable timing is detected by detecting the level of the dummy data line DLD by means of the dummy read circuit 26. The control signals  $\overline{SAC}$ , LTC and so on 10 output from the control circuit 27 are changed in response to the output of the dummy read circuit 26 so that the operations of the read circuits 25a to 25h and 26 are controlled (as shown in Fig. 5).

The source terminals of the FAMOSes forming 15 the respective memory cells in the respective memory blocks 20a to 20h are connected for the respective columns with common source lines Cs<sub>1</sub> to Cs<sub>16</sub>. These common source lines Cs<sub>1</sub> to Cs<sub>16</sub> are connected with the ground point of the circuit through the 20 variable impedance circuits 30a to 30h which are composed of pairs of enhancement type MOSFETs Q<sub>N1</sub> to Q<sub>N8</sub> and depletion type MOSFETs Q<sub>D1</sub> to Q<sub>D8</sub> connected in parallel for the respective columns. These respectively paired MOSFETs Q<sub>N1</sub> to Q<sub>N8</sub> and Q<sub>D1</sub> to Q<sub>D8</sub> are 25 controlled by the write control signal  $\overline{we}$ .

When in the data reading operation, both the paired MOSFETs  $Q_{N1}$  and  $Q_{D1}$  have their gate terminals fed with the write control signal  $\overline{WE}$  at the high level so that they are turned on, to ground the common source lines  $Cs_1$  to  $Cs_8$ . When in the data writing operation, on the other hand, the depletion one  $Q_{D1}$  of the MOSFETs  $Q_{N1}$  and  $Q_{D1}$  is turned on irrespective of the low level of the write control signal  $\overline{WE}$ . Through a suitable level resistance established by that MOSFET  $Q_{D1}$ , the common source lines  $Cs_1$  to  $Cs_8$  are grounded.

As a result, the common source lines have their potentials raised by the current flowing therefrom to the ground in the writing operation so that the memory cells left unselected are prevented from passing the leakage current therethrough.

The transistors to be connected between the common source lines  $Cs_1$  to  $Cs_8$  and the ground may be limited to the depletion type MOSFETs  $Q_{D1}$  to  $Q_{D8}$ . In the present embodiment, however, the resistances between the common source lines and the ground when in the reading operation can be dropped by connecting the enhancement type MOSFETs  $Q_{N1}$  to  $Q_{N8}$  in parallel with those depletion type MOSFETs  $Q_{D1}$  to  $Q_{D8}$ .

The level difference between the data lines when in the reading operation can be enlarged as a result that the common source lines  $Cs_1$  to  $Cs_8$  have their resistances dropped.

With the common data lines  $CDL_1$  to  $CDL_8$  provided for the respective memory blocks 20a to 20h, the write circuits 28a to 28h are connected. The data is written in the respective memory cells by these write circuits 28a to 28h. The write circuits 28a to 28h conduct their writing operations on the basis of the mode designation signal EPM output from the mode exchange circuit 9 when the write voltage  $V_{pp}$  at a higher level (such as 12.5 v) than the supply voltage (i.e., 5 v) applied in the micon mode is applied to a predetermined pin, i.e., a pin shared with the signal pin in the micon mode and when the input state of the mode setting terminal 11 is judged to be in the EPROM mode by the mode exchange circuit shown in Fig. 3.

In the EPROM mode, more specifically, the write circuits 28a to 28h receive data  $Din_0$  to  $Din_7$ , carried on the data bus 7b from the external of the micon at that time to apply the write voltages corresponding to those data to the common data lines  $CDL_1$  to  $CDL_8$  of the memory blocks 20a to 20h. The write voltages

thus applied to the common data lines  $CDL_1$  to  $CDL_8$  are fed to a data line DL through a column switch Qc which is selectively turned on at that time by the Y-decoder 23.

5 In the EPROM mode, moreover, the X-decoder 22 feeds any one of the word lines with the selection signal at a higher level (e.g., 12.5 V) than the selection level (i.e., 5 V) in the micon mode.

10 Since the memory cell to be selected is written in that way, a selection signal as high as 12.5 V is applied to the control gate electrode of that memory cell by the X-decoder 22, and a write voltage as high as 12.5 V is fed to the drain terminal of the same through the column switch Qc and the data line DL by the write circuits 28a to 28h. As a result, the charges are injected into the floating gate of the memory cell selected, thus establishing the write state.

15 At this time, the control transistors  $Qw_1$  to  $Qw_8$  connected with the common data lines  $CDL_1$  to  $CDL_8$  have their respective gate terminals fed with the write control signal  $\overline{WE}$  at the low level such as about 0 V generated on the basis of the mode designation signal EPM output from the mode exchange circuit and the control signal  $\overline{OE}$  input from the external

side of the micon. In accordance with this, the control transistors  $Q_{w1}$  to  $Q_{w8}$  are cut off when the input potential of the read circuit exceeds about 3 V. As a result, the high write voltages fed from the write circuits 28a to 28h to the common data lines  $CDL_1$  to  $CDL_{16}$  are not transmitted to the read circuits 25a to 25h.

In the above-described case, moreover, the respective dummy memory cells composing the dummy memory array 21 are always required to give the data corresponding to the erased state to the dummy data line  $D_{ld}$ , as will be described hereinafter. This makes it unnecessary to write the data in the dummy memory cells.

According to the present embodiment, the direct access to the EPROM by making use of the respective input/output ports is executed by the control making use of the external terminals 11,  $\overline{RES}$  and  $T_{30}$ , as has been described hereinbefore.

According to the present embodiment, moreover, the EPROM 2 is dynamically operated in the micon mode. Next, the operations of the EPROM 2 in the micon mode will be described in the following. The timings of the input and output signals to and from the control circuit 27, which are required for

understanding the operations of the EPROM 2 in the micon mode, will be described in more detail with reference to Fig. 5, although they have been summarized previously.

5 In the state that the enable signal  $\phi_E$  is output from the address decoder 10 of Fig. 3, the control signal SAC for the sense amplifier, which will be later described more specifically with reference to Fig. 1, is changed to the low level shown at E in Fig. 5, 10 in synchronism with the fall of a clock  $\phi_i$  generated in the control circuit 27 on the basis of the system clock pulse E shown at A in Fig. 5 and the internal clock signal  $\phi_1$  shown at B in Fig. 5. The clock pulse  $\phi_i$  is a signal which is 15 changed in synchronism with the clock  $\phi_1$  only during the low-level period of the system clock pulse E, as shown at D in Fig. 5. The control circuit 27 sends that clock pulse  $\phi_i$  to the read circuits 25a to 25h and 26 to initialize 20 them.

And, these read circuits 25a to 25h and 26 have their operations initialized by the control signal SAC which is changed to the high level in synchronism with the fall of the initializing clock  $\phi_i$ .

25 A precharge signal  $\overline{\phi}_p$  output from the control

circuit 27 is changed to the low level, as shown at F in Fig. 5, in synchronism with the break of the control signal  $\overline{SAC}$ . Precharge operations of sense amplifiers (as will be described herein-after) in the read circuits 25a to 25h and 26 are started by the precharge signal  $\overline{\phi}_p$ . The control circuit 27 is equipped with level detection means (not-shown) coupled to the dummy data line DLd through a line DDL. The dummy data line DLd starts to be precharged through the MOSFETs Qwd and Qcd when the precharging operation of the read circuit 26 is started by the low level of the precharge signal  $\overline{\phi}_p$ . As a result, the level of the dummy data line DLd is so changed as is indicated at G in Fig. 5. That level detection means detects the precharge level of the dummy data line DLd. The precharge signal  $\overline{\phi}_p$  is raised to the high level, as shown at F in Fig. 5, in response to the output of the level detection means when the dummy data line DLd is raised to a predetermined level  $V_{th}$  or higher. When the precharge is ended in response to the return of the precharge signal  $\overline{\phi}_p$  to the high level, the drive signal  $\phi_x$  of the X-decoder 22, which is output from the control circuit 27, is raised to the high level, as shown at H in Fig. 5.

In response to this signal  $\phi_x$ , the X-decoder 22 is driven. As a result, the level of one word line W to be selected is raised to the high level, as shown at I in Fig. 5. As a result that the word line W is set at the selection level, the charges of the dummy data line DLD start to be released at a time constant which is determined by both the stray capacity of that dummy data line and the operation impedance of the dummy memory cells.

The respective data lines are discharged in accordance with the ON and OFF states of the memory cells coupled to the word lines selected. After a pre-determined period when the selections of the word lines are accordingly started, the read data  $D_0$  to  $D_7$  output from the read circuits 25a to 25h and dummy read data Dd output from the dummy read circuit 26 are changed.

The control circuit 27 monitors that dummy read data Dd to change the control signal SAC to the high level, at the instant when the level of the data Dd is so determined as is shown at J in Fig. 5, thereby to interrupt the operations of the read circuits 25a to 25h and 26.

The control circuit 27 also changes the control signal LTC, which is to be fed to the read circuits

25a to 25h and 26, to the high level, as shown at L in Fig. 5, in synchronism with the rise of the drive signal  $\phi_x$  of the x-decoder 22.

The latch circuits (as will be described herein-after) in the read circuits 25a to 25h and 26 have their latching operations started to introduce the outputs of the sense amplifiers in response to the high level of the control signal LTC. This control signal LTC is changed to the low level 10 synchronously as the operations of the read circuits 25a to 25h and 26 are interrupted in response to the rise of the control signal SAC:

As a result, the latch circuits interrupt their data latching operations so that they are transferred to the state in which they hold the data. While the latch circuits hold the data, the data 15 of the read circuits 25a to 25h are output onto the data bus 7b.

Next, Fig. 1 shows both one example of the 20 specific circuit construction of one 25a of the read circuits 25a to 25h and a portion of the memory array connected therewith.

Incidentally, it is assumed that the respective 25 MOSFETs constructing the circuit are formed into the N-channel type, unless otherwise specified.

In order to facilitate the interpretation,  
there is representatively shown in the same figure  
both one FAMOS Qf composing one of the memory cells  
in the memory array and one of the plural column  
switches. The FAMOS Qf has its source terminal  
connected with a node  $n_1$  and its drain terminal  
connected with a node  $n_2$ , and these nodes  $n_1$  and  
5  $n_2$  correspond to a common source line CS and a data  
line DL in Fig. 4.. The column switch Qc is con-  
nected with the node  $n_2$  corresponding to the data  
line DL. Indicated at Qw is a write controlling  
10 transistor. As a result, a node  $n_3$  connecting the  
column switch Qc and the transistor Qw corresponds  
to the common data line CDL.

15 The FAMOS Qf has its gate terminal fed with a  
selection signal X output from the X-decoder 22 of  
Fig. 4 through the word lines ( $W_1$  to  $W_{256}$ ), and the  
column switch Qc has its gate terminal fed with a  
selection signal Y output from the Y-decoder 23.  
20 Moreover, the write controlling transistor Qw has  
its gate terminal fed with the control signal  $\overline{we}$ .

The read circuit 25a is constructed of a sense  
amplifier SA, a latch circuit 34 and an output cir-  
cuit OC. This output circuit OC is composed of a  
25 tri-state circuit which is connected between the

0183232

latch circuit 34 and the data bus. The output circuit OC is rendered operative to output a data signal at a level corresponding to the output of the latch circuit 34 to the data bus 7b when the enable signal  $\phi_E$  in Fig. 5 is raised to an enable level such as the high level and when the output enable signal  $\overline{OE}$  is set at an enable level in the EPROM mode. The output circuit OC is rendered in-operative state or a high output impedance state when the enable signal  $\phi_E$  and the output enable signal  $\overline{OE}$  are set at a not enable level.

10 The sense amplifier SA is composed, as shown, of P-channel MOSFETs  $Q_1$ ,  $Q_3$ ,  $Q_5$  and  $Q_8$ , N-channel MOSFETs  $Q_2$ ,  $Q_4$ ,  $Q_6$  and  $Q_7$ , and a CMOS inverter 33, although the invention is not especially limited 15 to this configuration.

The MOSFET  $Q_1$  is switched by the control signal  $\overline{SAC}$  so that it operates as a constant current source. The MOSFET  $Q_2$  is switched by the signal  $\phi_i$  to discharge a node  $n_4$ .

20 The MOSFETs  $Q_3$  to  $Q_7$  construct one differential amplifier as a whole. The P-channel MOSFETs  $Q_3$  and  $Q_5$  construct a current mirror load for the N-channel input differential amplification MOSFETs  $Q_4$  and  $Q_6$ , and the N-channel MOSFET  $Q_7$  constructs an operation 25 current source.

The MOSFET  $Q_4$  has its gate coupled to the node  $n_4$ , and the MOSFET  $Q_6$  has its gate coupled to a

reference voltage source (not-shown). This reference voltage source is constructed of a resistance voltage-dividing circuit (not-shown), for example, although the invention is not especially limited to this configuration, to output a reference voltage  $V_{ref}$  at a suitable level, which is to be fed to the differential amplifier, in response to a supply voltage  $V_{cc}$ .

The MOSFET  $Q_8$  is a precharge MOSFET.

10 The operations of the read circuit 25a thus constructed will be described in the following.

First of all, when the clock  $\phi_i$  is set at the high level, as shown at D in Fig. 5, the MOSFET  $Q_2$  is accordingly turned on. The node  $n_4$  is initialized 15 to nearly 0 V by the MOSFET  $Q_2$ .

Next, the control signal  $\overline{SAC}$  and the precharge signal  $\overline{\phi}_p$  break to the low levels, as shown at E and F in Fig. 5, synchronously as the clock pulse  $\phi_i$  breaks to the low level. A control signal SAC is raised to the high level, as shown at E in Fig. 20 5, synchronously as the control signal  $\overline{SAC}$  falls to the low level.

The MOSFET  $Q_7$  is rendered conductive in response to the high level of the control signal SAC.

25 In response to this, the operation current starts

to be fed to the differential amplifier.

Since, in this case, the MOSFET  $Q_8$  is turned on by the precharge signal  $\bar{\phi}_p$  at the low level, the potential of an output node  $n_5$  is raised to the pre-charge level (or at the high level). When the signals  $\bar{\phi}_p$  and SAC are set at the aforementioned timings, the operation current will flow through that differential amplifier irrespective of the precharge level of the output node  $n_5$  of the dif-  
ferential amplifier. This operation current to be generated during the precharge period can be reduced substantially to zero by delaying the timing, at which the control signal SAC, for example, is raised to the high level, to substantially the same or more delayed timing as that at which the pre-charge signal  $\bar{\phi}_p$  is raised again to the high level. In this case, however, it should be noted that the circuit (not-shown) for generating the control signal SAC is relatively complicated.

The MOSFET  $Q_2$  of Fig. 1 is turned off in response to the low level of the timing signal  $\phi_i$ , as shown at D in Fig. 5.

The precharging MOSFET  $Q_1$  is rendered conductive in response to the low level of the control signal  $\overline{SAC}$ , as shown at E in Fig. 5. As a result,

the node  $n_4$  starts to be charged through the MOSFET  $Q_1$ .

Here, the address signals  $A_0$  to  $A_{11}$  to be fed to the address bus 7a of Fig. 4 have their respective levels determined in synchronism with the low level of the system clock  $E$ , as indicated at A in Fig. 5. In accordance with this, the output of the Y-decoder 23 has already its level determined prior to the low level of the signal  $\overline{SAC}$ . In other words, one column switch corresponding to the address signals  $A_8$  to  $A_{11}$  is turned on.

Therefore, a selected data line DL (or the node  $n_2$ ) starts to be precharged through the controlling MOSFET  $Q_w$  and the column switch  $Q_c$  when the control signal  $\overline{SAC}$  is dropped to the low level.

The read circuit 26 in Fig. 4 is made to have substantially the same construction as the read circuit 25a in Fig. 1. As a result, the data line (which will be referred to as the "dummy data line") in the dummy memory array 21 in Fig. 4 starts to be charged at the same timing as the data line of the memory array to be selected. Although the invention is not especially limited to this configuration, the MOSFETs  $Q_{cd}$  and  $Q_{wd}$  connected between the dummy data line DLD and the read circuit 26 are

caused to have substantially the same impedances as those of the column switch  $Q_c$  and the controlling MOSFET  $Q_w$ .

Therefore, the precharge state of the data  
5 line of the memory array to be selected can be simulated by the dummy data line DLD.

The level of this dummy data line DLD is monitored by the control circuit 27 in Fig. 4. When the precharge level of the dummy data line DLD  
10 reaches the predetermined level  $V_{th}$ , as indicated at G in Fig. 5, the precharge signal  $\bar{\phi}_p$  to be output from the control circuit 27 is accordingly returned to the high level, as shown at F in Fig. 5, and the drive signal  $\phi_x$  is changed from the low  
15 level to the high level, as indicated at H in Fig. 5.

The precharging  $Q_g$  coupled to the output node  $n_5$  of the differential amplifier is turned off in response to the high level of the signal  $\bar{\phi}_p$ . The X-decoder 22 in Fig. 4 is rendered operative  
20 in response to the high level of the drive signal  $\phi_x$ , as indicated at H in Fig. 5. In response to this, such one of the plural word lines  $w_1$  to  $w_{256}$  as corresponds to the address signals  $A_0$  to  $A_7$  is set at the selection level (i.e., the high level)  
25 substantially equal to the supply voltage  $V_{cc}$ .

Here, the FAMOS Qf acting as the memory cell has one of the higher and lower threshold voltages in accordance with the previous write data, as has been described hereinbefore.

5 When the FAMOS Qf has the higher threshold voltage, it is maintained in its OFF state even if the word lines are set at the selection level. In this case, therefore, no d.c. current path is formed between the circuit node  $n_4$  of Fig. 1 and the ground point of the circuit. The node  $n_4$  is left at the precharge (or high) level. Likewise, the data line DL (or the node  $n_2$ ) is left at the precharge level.

10

15 If the FAMOS Qf has the lower threshold voltage, on the contrary, it is turned on in response to the selection level of the words. In this case, therefore, there is formed between the circuit node  $n_4$  and the ground point of the circuit a d.c. current path which is composed of the controlling MOSFET Qw, the column switch Qc, the FAMOS Qf and the MOSFETs  $Q_{N1}$  and  $Q_{D1}$ . As a result, if the word lines are selected, the data line DL and the node  $n_4$  accordingly start to have their respective levels dropped.

20

25 In order to detect whether or not the levels of the node  $n_4$  and the data line DL have been

changed from the precharge level to a readable level, according to the present embodiment, reference is made to the level of the dummy data line DLd.

5            Each FAMOS transistor in the dummy memory array 21 is brought into the unwritten state, as has been described hereinbefore, to have the lower threshold voltage.

Therefore, if one of the word lines is selected,  
the dummy data line DLD has its potential dropped,  
as indicated at G in Fig. 5, because its charges  
start to be released through the FAMOS transistors.  
The dummy data line DLD has its level detected by  
the read circuit 26.

15 The output of the read circuit 26 is changed from the low level to the high level, as indicated at J in Fig. 5, in response to the reduction of the level of the dummy data line DLD from a predetermined level.

20 The control circuit 27 changes the control signals  $\overline{SAC}$  and SAC, respectively, to the high and low levels, as indicated at E in Fig. 5, in response to the high level of the output of the read circuit 26.

As a result, the precharge MOSFET  $Q_1$  is rendered

non-conductive so that the differential amplifier is rendered inoperative. The threshold voltage of the read circuit 26 may be made slightly higher than that of the read circuit 25a while considering the operation delay of the control circuit 27.

The latch control signal LTC for controlling the operations of the latch circuit constructed of the CMOS clocked inverter 34 is raised to the high level on the basis of the monitor result of the dummy memory array, as indicated at L in Fig. 5, and is dropped to the low level before the control signals  $\overline{\text{SAC}}$  and SAC are returned to the high and low levels, respectively, although the invention is not especially limited to that configuration.

The clocked inverter 34 outputs a signal at a level corresponding to the previous input signal irrespective of the input signal, if the latch control signal LTC is set at the high level, and introduces the input signal at that time if the control signal LTC is set at the low level. Therefore, the output of the clocked inverter 34 is changed, as indicated at K in Fig. 5, in accordance with the changes in the control signal LTC.

Fig. 2 is a circuit diagram showing a sense amplifier which can replace the sense amplifier SA

of Fig. 1.

In this embodiment, between the drain terminal  
5 (or the node  $n_4$ ) of the controlling  
transistor  $Q_W$  and the supply voltage  $V_{CC}$ , there are  
connected in series the constant current MOSFET  $Q_1$   
for feeding the read currents to the respective  
data lines through the column switch  $Q_C$  and the  
current controlling MOSFET  $Q_2$  for controlling those  
10 currents. Of these, the MOSFET  $Q_1$  is formed into  
the P-channel type to act as the constant current  
source when the ground potential is applied to the  
gate terminal thereof.

The node  $n_4$  is equipped with a  
15 level detection circuit 31 for detecting the level  
of the data line  $DL$  (or the node  $n_3$ ) selected, and  
a feedback circuit 32 for adjusting the gate voltage  
of the current controlling MOSFET  $Q_2$   
in accordance with the level of the data line  $DL$  to  
control the currents flowing toward the data lines.  
20

The feedback circuit 32 is composed  
25 of the MOSFET  $Q_3$  having its gate terminal connected  
with the node  $n_4$  to have its current controlled by  
the potential of the data line  $DL$ , and the P-channel  
type MOSFET  $Q_4$  having its gate terminal fed with the  
control signal  $\overline{SAC}$  output from the

control circuit 27. And, the potential at the node  $n_5$  connecting the MOSFETs  $Q_3$  and  $Q_4$  is applied to the gate terminal of the current controlling MOSFET  $Q_2$ .

5 The level detection circuit 31 is composed of the MOSFET  $Q_5$  having its source terminal connected with the node  $n_4$ , and the P-channel type load MOSFET  $Q_6$  connected between the drain terminal of that MOSFET  $Q_5$  and the supply voltage 10  $V_{cc}$ . The MOSFET  $Q_5$  has its gate terminal fed with the potential of the node  $n_5$  in the feedback circuit 32 so that it is turned on and off like the current controlling MOSFET  $Q_2$  connected with the data line. The MOSFET  $Q_6$  has its gate terminal fed with the 15 potential of the node  $n_4$ , to which the read level of the data line is output, so that it acts as a variable resistance type of load element.

20 The level detection circuit 31 and the feed-back circuit 32 described above construct together the so-called "sense amplifier". In this sense amplifier, in addition to the MOSFETs  $Q_3$  to  $Q_6$ , the discharge MOSFETs  $Q_7$  and  $Q_8$  are connected between the node  $n_4$  and the ground point and between the node  $n_5$  and the ground point, 25 respectively.

One discharge MOSFET  $Q_7$  has its gate terminal fed with the initialize clock pulse  $\phi_i$ , which is also fed to the control circuit 27, so that it extracts the charges of the node  $n_4$  prior to the start of the operations of the sense amplifier or prior to the break of the control signals  $\overline{SAC}$ . The other discharge MOSFET  $Q_8$  has its gate terminal fed with the control signal  $\overline{SAC}$  output from the control circuit 27 so that it is turned on prior to the operation of the sense amplifier to extract the charges of the node  $n_5$  thereby to set the sense amplifier in the interrupted state. When the control signal  $\overline{SAC}$  is changed to the low level so that the sense amplifier starts to be operated, the MOSFETs  $Q_7$  and  $Q_8$  are turned off to exert no influence upon the operations of the circuit.

With the output node of the level detection circuit 31, i.e., a node  $n_6$  connecting the MOSFETs  $Q_5$  and  $Q_6$ , the waveform shaping inverter 33 is connected, the output of the inverter being input to the clocked inverter 34 acting as the latch circuit. Moreover, the output of that clocked inverter 34 is amplified and inverted by a data output inverter 35 until it is output to the

data bus 7b.

The individual inverters 33 to 35 are formed into the CMOS (i.e., Complementary MOS) type, although the invention is not especially limited to this configuration. The clocked inverter 34 is controlled to conduct the latch operation by the control signal LTC coming from the control circuit 27.

Between the node  $n_6$  in the level detection circuit 31 and the supply voltage Vcc, moreover, there are connected an output level correcting MOSFET  $Q_g$  and a precharge MOSFET  $Q_p$ . These MOSFETs  $Q_g$  and  $Q_p$  are formed into the P-channel type. The precharge MOSFET  $Q_p$  has its gate terminal fed with the precharge signal  $\phi_p$  output from the control circuit 27 so that the node  $n_6$  is first boosted to the supply voltage Vcc by that precharge signal  $\phi_p$  when the control signal  $\overline{SAC}$  is changed from the high level to the low level to start the operation of the sense amplifier. As a result, the read data outputs  $D_0$  to  $D_7$  are always first set at the low level.

The output level correcting MOSFET  $Q_g$  has its gate terminal fed with the output voltage  $V_{CO}$  of a supply voltage detection circuit

36 which is made operative to detect the level of the supply voltage Vcc to output a voltage according thereto. As a result, the output of the sense amplifier, i.e., the level detection circuit 31 is  
5 corrected in accordance with the level of the supply voltage Vcc, as will be described in detail herein-after.

Next, the operation of the read circuit having the construction thus far described will be explained in the following.  
10

When the control signal SAC fed from the control circuit 27 changes from the high level to the low level, the MOSFET Q<sub>4</sub> is turned on, and the MOSFET Q<sub>8</sub> is turned off so that the operation of  
15 the sense amplifier is started. More specifically, the charges flow to the node n<sub>5</sub> through the MOSFET Q<sub>4</sub>, which is turned on by the control signal SAC, to boost the level of the node n<sub>5</sub>. As a result, the MOSFET Q<sub>2</sub> is turned on so that the  
20 current fed from the constant current MOSFET Q<sub>1</sub> flows into the node n<sub>4</sub>. Till then, moreover, one column switch Qc corresponding to the addresses A<sub>8</sub> to A<sub>11</sub> is turned on by the Y-decoder 23. As a result, the current having flown into the node n<sub>4</sub>  
25 flows into the data line DL through the column

switch Qc selected to charge up the data line.

Since the MOSFET  $Q_5$  is also turned on at that time, the precharge is effected from the side of the output node  $n_6$  of the sense amplifier by the precharge signal  $\phi_p$ , as has been described hereinbefore. As a result, the precharge of the data line DL is promptly conducted.

Moreover, the precharge of the data line is also conducted within the dummy memory array 21, and the control circuit 27 monitors the level of the data line DLd in that dummy memory array 21 to raise the precharge signal  $\phi_p$  thereby to end the precharge when the level monitored exceeds a predetermined level. On the other hand, the drive signal  $\phi_x$  output from the control circuit 27 in synchronism with the rise of the precharge signal  $\phi_p$  is changed to the high level to drive the X-decoder 22 so that the level of one word line selected is raised.

At the ending instant of the precharge, moreover, the control signal LTC to be fed to the clocked inverter 34 is changed to the high level so that the output of the sense amplifier starts to be introduced. Since, however, the output of the sense amplifier at the instant when the clocked

inverter 34 starts the latching operation is initially set at the high level by the precharge, the output of the output inverter 35 is first at the low level.

5 When the word line start to rise after the end of the precharge in the aforementioned manner, the threshold voltage is different depending upon whether the FAMOS Qf of the memory cell selected is in the write state or in the erased state so that a difference arises in the potential of the data line DL (or the node  $n_2$ ). If the FAMOS Qf selected is in the write state, the FAMOS Qf is turned off at the selection level (about 5 V) of the word line so that the potential of the data line DL (or the node  $n_2$ ) is the same as that at the end of the precharge. If the FAMOS Qf selected is in the erased state, on the other hand, the FAMOS Qf is turned on to drop the potential of the data line DL.

10  
15  
20  
25 When the potential of the data line DL thus changed is transmitted to the node  $n_4$  through the column switch Qc and the write controlling transistor Qw, the MOSFET Q<sub>3</sub> in the feedback circuit 32 is turned on more strongly for the higher data line potential. When the MOSFET Q<sub>3</sub> is turned on strongly,

moreover, the potential of the node  $n_5$  is dropped so that the current controlling MOSFET  $Q_2$  is transferred in the direction of interruption.

As a result, if the FAMOS Qf selected is in  
5 the write state, the MOSFET  $Q_2$  is cut off to limit the current flowing toward the data line DL so that the potential of the node  $n_4$  comes into a balanced state at a high level. If the FAMOS Qf is in the erased state, the data line potential  
10 becomes lower to turn on the MOSFET  $Q_3$  weakly, because the FAMOS Qf is in its conducting state, so that the potential of the node  $n_3$  is raised to turn on the MOSFET  $Q_2$  continuously. Then, the constant current fed from the constant current MOSFET  
15  $Q_1$  flows to the ground point through the MOSFETs  $Q_2$ ,  $Q_w$  and  $Q_c$  and the FAMOS Qf and further through MOSFETs  $Q_{11}$  and  $Q_{12}$ . As a result, the potential of the node  $n_4$  is drawn toward the FAMOS Qf of lower impedance into its balanced state at the low level.

20 Thus, the MOSFET  $Q_5$  connected with the node  $n_4$  and composing the level detection circuit 31 is operated in absolutely the same manner as the MOSFET  $Q_2$  by the potential of the node  $n_5$ .  
As a result, if the FAMOS Qf selected in the write  
25 state, the MOSFET  $Q_5$  is cut off by the node  $n_4$ .

at the relatively high potential so that the potential of the output node  $n_6$  is held at the high level. If the FAMOS Q<sub>f</sub> selected is in the erased state, the potential of the output node  $n_6$  is dropped by the potential of the node  $n_4$  so that the waveform shaping inverter 33 has its output inverted.

Thus, at timing that the output of the sense amplifier is to be determined, the control circuit 27 for monitoring the read data (i.e., the output of the inverter 35) of the dummy memory array 21, which is always inverted in dependence upon the data line level, detects the inversion of the read data at the dummy side to change the latch control signal LTC from the high level to the low level. As a result, the clocked inverter 34 releases the latched state of the output of the sense amplifier (i.e., the inverter 33) to hold the data latched just before.

In synchronism with the break of that latch control signal LTC, moreover, the control signal SAC output from the control circuit 27 is changed from the low level to the high level. Then, the MOSFET Q<sub>4</sub> is cut off so that no current flows through the feedback circuit 32, and the MOSFET Q<sub>8</sub>

is turned on to fix the node  $n_5$  at the low level whereas the MOSFET  $Q_5$  is turned off so that no current flows through the level detection circuit 31 to interrupt the operation of the sense amplifier.

5

10

15

20

25

Thus, although the sense amplifier is constructed of the CMOS circuit, according to the embodiment, the current caused to flow through the feedback circuit and the level detection circuit 31 during the circuit operation is limited to the time period for which the sense amplifier is operated by the control signal  $\overline{SAC}$ . Since the operation period of the sense amplifier, i.e., the period for which the control signal SAC is at the low level is reduced to the minimum required by the control circuit 27, the power consumption of the sense amplifier is markedly reduced.

Since the MOSFET  $Q_2$  is also turned off when the control signal  $\overline{SAC}$  is raised to the high level, the current to flow toward the data line, when the memory cell selected is in the write operation, is cut so that the current consumption of the whole memory array during the reading operation is accordingly reduced. Moreover, according to the embodiment thus far described, the operation period of

the sense amplifier is relatively shortened, when the internal clock signals  $\phi_1$  and  $\phi_2$  have their periods elongated, to provide an advantage that the effect of the power consumption reduction is enhanced.

5

Next, the operation of the MOSFET  $Q_9$  for correcting the output level of the sense amplifier will be described further, although it has been briefly mentioned.

10

In the case that the data line level is to be detected by means of the sense amplifier constructed of the level detection circuit 31 and the feedback circuit 32, as has been described in the embodiment, if the memory cell causes an insufficient writing operation so that the threshold voltage of the FAMOS  $Q_f$  is lower than the selection level ( $V_{CC}$ ) of the word line, then the sense amplifier output (i.e., the potential of the node  $n_6$ )  $V_{SO}$ , when the memory cell in the write state is read, is dropped to a level lower than the logic threshold voltage  $V_{LT}$  of the inverter 33 of the subsequent stage in accordance with the rise in the supply voltage  $V_{CC}$ , as shown in Fig. 6. This may result in data being read out erroneously.

20

In the embodiment, therefore,

the level of the supply voltage Vcc is detected by  
the supply voltage detection circuit 36, and a con-  
trol voltage Vco having the characteristics shown  
in Fig. 7, for example, is generated in accordance  
5 with that level and is applied to the gate of the  
output level correcting MOSFET Q<sub>9</sub>. As a result,  
when the supply voltage Vcc effects the sense  
amplifier operation at the higher level, the output  
of the sense amplifier is corrected to rise with  
10 such a tendency as is indicated by a broken curve  
A in Fig. 6.

The voltage characteristics shown in Fig. 7  
are presented by way of example so that they are  
variable in dependence upon the characteristics,  
15 sizes and so on of the elements (e.g., the MOSFETs  
Q<sub>3</sub> to Q<sub>6</sub>) composing the sense amplifier. In short,  
the control voltage Vco may be so generated that  
the output characteristics shown in Fig. 6 may be  
consequently obtained in relation to the character-  
20 istics of the sense amplifier.

If the memory cell is insufficiently written  
to so that the threshold value is not sufficiently  
raised, the reading time period may be elongated,  
because the memory cell is slightly turned on by  
25 the word line section level in the reading operation

to make the data line level rise sluggishly.

Despite this fact, however, the embodiment has another advantage in that a satisfactory reading operation can be conducted by

5 promptly raising the data line level through the precharge, because the precharge MOSFET  $Q_p$  is provided to precharge the word line in the unselected state.

10 The embodiment thus far described is constructed such that the memory array is divided into the eight blocks for which the read circuits are provided, respectively, so that the data of 8 bits may be read out in parallel. The bit structure of the memory array should not be limited thereto but can naturally have 1 bit, 4 bits or 16 bits, for example.

15 The sense amplifier output level correcting MOSFET  $Q_9$  and the precharge MOSFET  $Q_p$  of this embodiment can be omitted.

20 Moreover, the system of determining the operation interrupting timing of the sense amplifier by providing the dummy memory array can be applied not only to the EPROM of the single-chip micon but also to the single device EPROM (e.g., a semiconductor memory) or the like.

The specific example of the X-decoder 22 in Fig. 4 will be described in detail in a second embodiment because it is made substantially the same as that of the second embodiment.

5 [Embodiment 2]

Fig. 9 is a block diagram showing an EPROM according to the second embodiment.

The EPROM in the same figure is constructed, as is different from the one in Fig. 4, such that 10 its eight memory blocks 20a to 20h have their source terminals shared thereamong and are coupled to one variable impedance circuit 30 which is composed of the enhancement mode MOSFET  $Q_{11}$  and the depletion MOSFET  $Q_{12}$ .

15 Moreover, the depletion mode MOSFET  $Q_{wd}$  is held at the level of the control signal  $\overline{we}$  although its gate terminal is held at the supply voltage  $Vcc$ . As a result, the conductance of the MOSFET  $Q_{wd}$  is changed in accordance with the level of the 20 control signal  $\overline{we}$  like the MOSFETs  $Q_{w1}$  to  $Q_{w8}$ .

Thus, the EPROM in Fig. 9 is partially different from that of the EPROM in Fig. 4. However, the operations of the EPROM in Fig. 9 are made substantially the same as those of the EPROM in Fig. 4. 25 Therefore, the description of the operations of the

EPROM in Fig. 9 is omitted.

Fig. 8 shows one example of the specific circuit construction of the X-decoder 22 in Fig. 9 and a portion of the memory array connected therewith.

5 Here, although the invention is not especially limited to this configuration, among the address signals A<sub>0</sub> to A<sub>11</sub> fed from the address bus 7a in Fig. 9, the address signals A<sub>0</sub> to A<sub>7</sub> are input to the X-decoder 22. The address signals A<sub>6</sub> and A<sub>7</sub>, A<sub>4</sub> and A<sub>5</sub>, and A<sub>2</sub> and A<sub>3</sub> are decoded, respectively, by predecoders PD<sub>1</sub>, PD<sub>2</sub> and PD<sub>3</sub> constructed of NOR gate circuits for feeding their respective output signals (A<sub>6</sub> \* A<sub>7</sub>), (A<sub>4</sub> \* A<sub>5</sub>) and (A<sub>2</sub> \* A<sub>3</sub>) to a main decoder DEC.

10 15 The main decoder DEC is constructed into the CMOS type NAND circuit which is composed of: a pre-charge P-channel type MOSFET Q<sub>p</sub> connected between the power supply terminal Vcc and the output node n<sub>1</sub>; and four N-channel type MOSFETs Qd<sub>1</sub> to Qd<sub>4</sub> connected in series between the output node n<sub>1</sub> and the ground point of the circuit.

20 25 The MOSFETs Qd<sub>1</sub>, Qd<sub>2</sub> and Qd<sub>3</sub> of the aforementioned ones Qd<sub>1</sub> to Qd<sub>4</sub> have their gate terminals fed with the output signals (A<sub>6</sub> \* A<sub>7</sub>), (A<sub>4</sub> \* A<sub>5</sub>) and (A<sub>2</sub> \* A<sub>3</sub>) of the predecoders PD<sub>1</sub>, PD<sub>2</sub> and PD<sub>3</sub>, respectively. On the other hand, the

MOSFET Qd<sub>4</sub> has its gate terminal fed with both the output signal of a NAND gate circuit G<sub>1</sub> for taking the logic AND between the mode designation signal EPM fed from the mode exchange circuit 9 and the word line drive signal  $\phi_x$  fed from the control circuit 27, and the output signal of a NOR gate circuit G<sub>2</sub> made receptive to an address signal a<sub>1</sub> or  $\bar{a}_1$ . The control signal  $\phi_x$  is raised in the micon mode to the high level in synchronism with the precharge control signal  $\phi_p$ , as will be described with reference to I in Fig. 10. The control signal  $\phi_x$  is raised to the high level, too, in the direct EPROM access mode together with the control signal EPM. The address signals a<sub>1</sub> and  $\bar{a}_1$  are generated by passing the address A<sub>1</sub> through an inverter Go.

Moreover, the precharge MOSFET Q<sub>p</sub> has its gate terminal fed with the output signal of a NOR gate G<sub>3</sub> which is made receptive to the mode designation signal EPM and the precharge signal  $\phi_p$  fed from the control circuit 27. As a result, the main decoder DEC generates the decode signals of the addresses A<sub>1</sub> to A<sub>7</sub>.

Moreover, the output signal of that main

decoder DEC is fed commonly to a pair of word lines driving buffers BAFF<sub>1</sub> and BAFF<sub>2</sub> having decoding functions. These buffers BAFF<sub>1</sub> and BAFF<sub>2</sub> are composed of one P-channel type Q<sub>21</sub>, and two N-channel type MOSFETs Q<sub>22</sub> and Q<sub>23</sub> connected in parallel between the drain terminal of that MOSFET Q<sub>21</sub> and the ground point of the circuit. The MOSFETs Q<sub>21</sub> and Q<sub>22</sub> have their gate terminals fed with the output signal of the main decoder DEC. The P-channel type MOSFET Q<sub>21</sub> in the buffers BAFF<sub>1</sub> and BAFF<sub>2</sub> has its source terminal coupled to a signal line l<sub>1</sub> and l<sub>2</sub> to which an address signal A<sub>0</sub> or its inverted signal A<sub>0</sub> is fed through inverters INV<sub>1</sub> to INV<sub>3</sub>. The signal which is inverted into an opposite phase with respect to the signal fed to the source terminal of the MOSFET Q<sub>21</sub> is applied to the gate terminal of the MOSFET Q<sub>23</sub>.

As a result, when the output of the main decoder DEC is at the low level, only one of the output signals of the buffers BAFF<sub>1</sub> and BAFF<sub>2</sub> is changed from the low level to the high level in accordance with the address signal A<sub>0</sub> so that the corresponding word line is brought into its selection level.

Only the two paired word lines  $W_1$  and  $W_2$  of the 256 word lines are shown by way of representation, but the remaining word lines are connected with similar buffer circuits, respectively.

5       The respective buffers  $BAFF_1$ ,  $BAFF_2$  and so on have their output terminals connected with the corresponding word lines  $W$  through respective depletion mode MOSFETs  $Q_{24}$ . To the end portion of each word line  $W$ , moreover, is applied either the ground potential GND or the write voltage  $V_{pp}$  through a polycrystalline silicon type switch MOSFET  $Q_{25}$ , for example, although the invention is not especially limited to this configuration.

10      The polycrystalline silicon type MOSFET  $Q_{25}$  has a pair of P-type semiconductor regions, which are formed to act as source and drain regions by selectively introducing an impurity into a polycrystalline silicon layer formed on a semiconductor substrate through an insulating film, and an intrinsic region interposed to act as a channel forming region between those paired P-type semiconductor regions. The gate electrode is constructed of a conductor layer such as an impurity-diffused layer formed on the surface of the semiconductor substrate below the

20  
25

intrinsic region or an aluminum electrode layer formed on the intrinsic region through an insulating film. As a result, the intrinsic region between the paired P-type semiconductor regions is formed with a channel in accordance with the voltage applied to either a diffusion layer acting as the gate electrode or an aluminum electrode layer.

The MOSFETs  $Q_{24}$  and  $Q_{25}$  have their gate terminals fed, respectively, with the write control signal  $\overline{we}$  which in turn is fed from the control circuit 27. As a result, when in the micon mode, for example, the write control signal  $\overline{we}$  is raised to the high level so that the depletion mode MOSFET  $Q_{24}$  is rendered conductive, but the polycrystalline silicon type MOSFET  $Q_{25}$  is remained in cut off state. As a result, the drive of the word lines to the selection level by the buffers BAFF is promptly conducted.

In the EPROM mode, the write control signal  $\overline{we}$  is dropped to the low level so that the polycrystalline silicon type MOSFET  $Q_{25}$  is rendered conductive to feed the write voltage  $V_{pp}$  to the word line. Moreover, the depletion mode MOSFET  $Q_{24}$  has its gate terminal fed with the ground potential.

If, in this state, the output of the buffer BAFF is raised to the high level, the gate voltage of the MOSFET  $Q_{24}$  is made negative with respect to that high level so that the MOSFET  $Q_{24}$  is interrupted. In response to the cut-off state of the MOSFET  $Q_{24}$ , the word line coupled thereto has its potential boosted to the write voltage level in accordance with the write voltage  $V_{pp}$  which is fed from one end terminal side thereof through the MOSFET  $Q_{25}$ .

Conversely, when the output of the buffer BAFF is at the low level, the depletion mode MOSFET  $Q_{24}$  is at a voltage of 0 V between its gate and source so that it is rendered conductive. As a result, even if the write voltage  $V_{pp}$  is fed through the MOSFET  $Q_{25}$ , the potential of the word line is forced to the low level by the ground side MOSFET ( $Q_{22}$  or  $Q_{23}$ ) which is turned on in the buffer BAFF. Thus, in the EPROM mode, only one word line selected by the buffer BAFF is boosted to the write voltage  $V_{pp}$ .

In the X-decoder 22 of the present embodiment, in the micon mode in which the mode designation signal EPM is fixed at the low level, the MOSFET  $Q_p$  is turned on to precharge the main decoder DEC only when the precharge singal  $\phi_p$  fed through the

NOR gate  $G_3$  is changed to the high level. The address signals  $A_1$  to  $A_7$  are decoded as a result that the node  $n_1$  is discharged or not in response to the output signals of the predecoders  $PD_1$  to  $PD_3$  and the gate  $G_2$  coming from the main decoder DEC and in synchronism with the rise of the word line drive signal  $\phi_x$ .

In the EPROM mode in which the mode designation signal EPM is fixed at the high level, the precharge MOSFET  $Q_p$  is turned on at all times by the output of the gate  $G_3$  so that the node  $n_1$  is held at the high level. When all the MOSFETs  $Q_{d1}$  to  $Q_{d4}$  are turned on by the address signals  $A_1$  to  $A_7$ , moreover, the output of the main decoder DEC is changed to the low level by the ratios of the ON resistances of the MOSFET  $Q_p$  to the MOSFETs  $Q_{d1}$  to  $Q_{d4}$ . In the above case, by making the element sizes of the MOSFETs  $Q_{d1}$  to  $Q_{d4}$  larger than that of the precharge MOSFET  $Q_p$ , the node  $n_1$  can be dropped sufficiently near the ground potential when the MOSFETs  $Q_{d1}$  to  $Q_{d4}$  are turned on. In other words, the MOSFET  $Q_p$  acts as a load MOS in the EPROM mode.

Thus, the X-decoder of the present embodiment is dynamically operated in the micon mode of the main decoder DEC and statically operated in the

EPROM mode. As a result, the current consumption in the micon mode can be made smaller than that when the X-decoder is formed into a completely static type. The timing signal necessary for the dynamic operation can be easily generated by using the clocks  $\phi_1$ ,  $\phi_2$  and so on in the single-chip micon. In the EPROM mode, there flows through one X-decoder a through current which has a value as low as about 100  $\mu$ A, for example, but this current increase creates no problems because the power supply of the EPROM writer is required to have a sufficient capacity.

In the EPROM mode, no clock pulse is generated inside of the micon, but the X-decoder 22 conducts its static operation to make it unnecessary to provide such a circuit inside as to generate the timing signal (e.g.,  $\phi_p$  or  $\phi_x$ ) necessary for the dynamic operation. Since such timing signal need not be generated and fed by the EPROM writer or another external circuit, moreover, the EPROM in the micon can be written by using the existing EPROM writer.

As a result, according to the present embodiment, it is possible to reduce the power consumption in the micon mode without increasing the chip size and to facilitate the writing operation of the

EPROM. Since a portion (e.g., the main decoder DEC) of the X-decoder is formed into the dynamic type, moreover, the number of the elements comprising the decoder is reduced together with the area occupied by the whole decoder so that the chip size can be accordingly reduced. Since the number of the elements of the main decoder DEC is small, the loads upon the predecoders PD<sub>1</sub> to PD<sub>3</sub> are lightened to speed up the operations.

In the present embodiment, furthermore, the X-decoder 22 is constructed of the predecoders PD<sub>1</sub> to PD<sub>3</sub>, the main decoder DEC, and the word line driving buffer BAFF having the decoding function and is caused to decode the address in the three stages. Especially in the main decoder DEC, therefore, the number of the elements of the N-channel type MOSFETs connected in series between the output node n<sub>1</sub> and the ground point is decreased and the main decoder is made narrower. As a result, the respective decoders can be arranged in conformity to the minimum pitch interval of the word lines that is determined in accordance with the layout in the memory array. This provides an advantage that the chip size of the EPROM and further the whole single-chip micon can be reduced.

In the above embodiment, the X-decoder 22 is divided into three components - the predecoder, the main decoder and the buffer having the decoding function, although the invention is not limited to this configuration. For example, the buffer circuit may be constructed either to have no decoding function or to have the main decoder and the buffer while omitting the predecoder.

In the above embodiment, moreover, the main decoder DEC is composed of the precharge MOSFET Q<sub>p</sub> and the four series connected N-channel type MOSFETs Q<sub>d1</sub> to Q<sub>d4</sub>, but the number and structure of the MOSFETs need not be limited to those of the embodiment.

The polycrystalline silicon type MOSFET Q<sub>25</sub> connected with the terminal end of the word line may be replaced by a polycrystalline silicon resistor or an ordinary P-channel type MOSFET.

Since, in the embodiment, the precharge of the data lines is conducted through the column switches Q<sub>c1</sub> to Q<sub>c16</sub>, the output of the Y-decoder 23 for decoding the address signals A<sub>8</sub> to A<sub>11</sub> has to be determined before the start of the precharge. For this necessity, the Y-decoder 23

is formed into the static type.

The following effects can be attained according to the present invention:

- (1) The sense amplifier is not steadily operated but is started, when the word line in the ROM is selected so that the level of the data line is determined, and is interrupted when its output is latched after the data reading operation. As a result, an effect can be attained such that the power consumption can be reduced by the action to shorten the operation period of the sense amplifier without providing any complicated timing generation circuit such as an address change detection circuit.
- (2) The dummy memory array and its sense amplifier are provided in addition to the memory array of the built-in ROM, and the dummy data array is stored in advance with the data which always has its data line level changed when read out, so that the data of the dummy memory array is read out for detection. As a result, an effect can be attained such that, at the instant when the data read out from the dummy memory array is determined, the data read out from the normal memory array is always determined so that the sense amplifier interruption timing for reducing the operation period of the sense amplifier

to the minimum required can be accurately detected.

(3) The X-decoder for the EPROM is formed into the dynamic type so that it is dynamically operated in the micon mode by using the timing signal coming from the clock inside of the chip and statically operated in the EPROM mode. As a result, there can be attained an effect that the area occupied by the X-decoder can be reduced together with the chip size by making the number of the elements of the X-decoder smaller than that if the circuit is constructed into the completely static type.

(4) Thanks to the reduction in the number of the elements of the X-decoder, an effect can be attained such that the parasitic capacity is reduced to reduce the power consumption so that fast operation can be realized.

(5) The X-decoder for the EPROM is constructed into the dynamic type so that it is dynamically operated in the micon mode by using the timing signal coming from the clock in the chip and statically operated in the EPROM mode. As a result, an effect can be attained such that the chip size need not be increased, but the existing EPROM writer can be used for the writing operation, because it is unnecessary to feed a suitable timing

signal from the outside, and to provide a circuit such as the address change detection circuit inside in the EPROM mode in which the X-decoder is statically operated even if it is of the dynamic type.

5        Although our invention has been specifically described in connection with the embodiments thereof, it is not limited thereto but can naturally be modified in various ways without departing from the gist thereof. For example, the construction of the  
10      sense amplifier need not be limited to those of the foregoing embodiments but can be conceived in various modifications. The present invention can provide the effects if it is applied to the structure in which the through current flows during the  
15      operation of the sense amplifier.

In the foregoing embodiments, moreover, the description has been made upon a single-chip micon in which the EPROM is formed on the chip. However, the present invention can naturally be applied to  
20      the single-chip micon in which the EPROM is mounted on a package.

In the foregoing embodiments, moreover, the program ROM is constructed of an EPROM in which the FAMOS is used as the memory element, but it may be  
25      a programmable memory which is composed of a

nonvolatile memory element such as MNOS (i.e.,  
Metal Nitride Oxide Semiconductor).

In the foregoing embodiment, the description  
has been directed mainly to the case in which our  
5 invention is applied to a single-chip micon having  
a built-in EPROM providing the background field of  
application. The present invention is not limited  
thereto but can be applied not only to the EPROM  
or ROM built-in LSI having the clock therein but  
10 also to semiconductor memories in general.

C\_L\_A\_I\_M\_S:

1. A semiconductor integrated circuit device comprising:

an information processing circuit (1) adapted to be operated by a periodic timing signal;

5 a memory (2, 20a-h) including a memory array and a peripheral circuit (10, 22, 23, 24, 25) adapted to be statically and dynamically operated to access the former; and

10 a control circuit (27) for statically operating said peripheral circuit, when said memory is to be controlled directly from the outside, and for dynamically operating said peripheral circuit on the basis of said timing signal when said memory is to be controlled by said information processing circuit (1).

2. A semiconductor integrated circuit device according  
15 to claim 1,

wherein said memory array (2) includes a plurality of erasably programmable semiconductor nonvolatile memory elements (MC).

20 3. A semiconductor integrated circuit device according to  
claim 1,

wherein said peripheral circuit includes a read circuit

(25) having: a sense amplifier (54) made receptive to a data signal from said memory array; and a latch circuit (34) made receptive to the output of said sense amplifier (54), and

5 wherein said control circuit (27) is operative to output a control signal for interrupting the operation current of said sense amplifier (54) after read data has been latched by said latch circuit.

4. A semiconductor integrated circuit device according  
10 to claim 1, further comprising:

a dummy memory array (21); and  
a read circuit (26) for said dummy memory array,  
and

15 wherein said control circuit (27) is responsive to the output of said read circuit (26) to output a control signal for said peripheral circuit (22-25).

5. A semiconductor integrated circuit device according  
to claim 1,

wherein said peripheral circuit includes an address  
20 decoder (22) adapted to be dynamically operated by said timing signal.

6. A semiconductor integrated circuit device according

to claim 5,

wherein said address decoder (22) includes: a first MOSFET .(Q<sub>p</sub>) connected between one of the terminals of a power supply (Vcc) and an output node (n<sub>1</sub>) for feeding said 5 output node with either a charge for the dynamic operation or an operation current for the static operation; and a plurality of second MOSFETs (Qd1 ... Qd4) connected in series between said output node (n<sub>1</sub>) and the other terminal of said power supply for being switched by respective 10 address signals (A<sub>1</sub> ... A<sub>7</sub>).

RS/bi

FIG. 1






FIG. 2



29

0183232


FIG. 3



3/9

0183232


FIG. 4



4/9

0183232

FIG. 5



5/9

0183232

FIG. 6






FIG. 7



0183232


$\frac{6}{9}$

FIG. 8



0183232


FIG. 9



8/9

0183232


FIG. 10



9/9

0183232

FIG. 11





12

# EUROPEAN PATENT APPLICATION

(21) Application number: 85115003.7

51 Int.Cl.<sup>3</sup>: G 11 C 17/00

(22) Date of filing: 26.11.85

(30) Priority: 26.11.84 JP 248106/84  
26.11.84 JP 248108/84

(71) Applicant: HITACHI, LTD.  
6, Kanda Surugadai 4-chome Chiyoda-ku  
Tokyo(JP)

(43) Date of publication of application:  
04.06.86 Bulletin 86/23

(72) Inventor: Tuchiya, Fumio  
Hitachi Wakyo dormitory 459-2 Naka-machi  
Kodaira-shi Tokyo(JP)

(88) Date of deferred publication of search report: 13.09.89

(72) Inventor: Matsubara, Kiyoshi  
Hitachi Dai 3 Nakamachi-sou 101 489-1  
Naka-machi Kodaira-shi Tokyo (JP)


⑧4 Designated Contracting States:  
DE FR GB IT

(74) Representative: Strehl, Schübel-Hopf, Groening, Schulz  
Maximilianstrasse 54 Postfach 22 14 55  
D-8000 München 22 (DE)

**54) Semiconductor integrated circuit device with built-in memories.**

(57) A data processing LSI constructing a microcomputer has an EPROM (2) for changing a program. The EPROM can be accessed directly through the external terminals of the data processing LSI. The EPROM is statically operated when it is written with data by direct access. However, the statically operated EPROM consumes relatively high power. This power consumption by the EPROM is reduced by dynamically operating its read circuit (25), address decoder (22) and so on. For example, the read circuit is constructed of a sense amplifier (SA) and a latch circuit (34), and the sense amplifier (SA) has its operation interrupted after the latch circuit (34) has latched the read data. The address decoder (22) is composed of a load MOSFET ( $Q_b$ ) and address MOSFETs ( $Q_d$ ). The load MOSFET is caused to act as a precharge element in the dynamic operation and as an operation current feeding element in the static operation.

FIG. 3





DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)						
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim							
A	US-A-4 289 982 (SMITH) * Abstract; column 2, lines 15-57; figure 1 *	1	G 11 C 17/00						
A	WO-A-8 002 881 (MOTOROLA) * Abstract; figure 1; page 6, line 15 - page 9, line 10 *	1							
A	US-A-4 282 446 (McELROY) * Abstract; figure 1; column 2, lines 15-48 *	1							
			TECHNICAL FIELDS SEARCHED (Int. Cl.4)						
			G 11 C 17/00 G 11 C 8/00 G 11 C 7/00 G 11 C 7/06						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>29-06-1989</td> <td>STECCHINA A.</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	29-06-1989	STECCHINA A.
Place of search	Date of completion of the search	Examiner							
THE HAGUE	29-06-1989	STECCHINA A.							
CATEGORY OF CITED DOCUMENTS									
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document							

This Page is inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT OR DRAWING
- BLURED OR ILLEGIBLE TEXT OR DRAWING
- SKEWED/SLANTED IMAGES
- COLORED OR BLACK AND WHITE PHOTOGRAPHS
- GRAY SCALE DOCUMENTS
- LINES OR MARKS ON ORIGINAL DOCUMENT
- REPERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.  
As rescanning documents *will not* correct images  
problems checked, please do not report the  
problems to the IFW Image Problem Mailbox**

**THIS PAGE BLANK (USPTO)**